### **Office hours**

# Sign up here: tinyurl.com/gem5officehours



## Plan for the week

#### Monday

#### Introduction

 Getting started with gem5: using, develop, and simulation

#### Using gem5

 gem5 standard library Tuesday Wednesday Thursday

gem5 devel

 First SimObject, params, events, memory ops

gem5 devel

- Classic caches
- params, events, Ruby and SLICC
  - OCN and Garnet

### Friday

#### **Extra topics**

- Contributing to gem5
- Lots of little things

Full system sim
Accelerating simulation

Using gem5

• General using

• gem5 models:

memory

caches, CPUs,

- n Instruction execution
  - Adding an instruction
- gem5's GPGPU model
  - Using other simulators w/ gem5
  - Lots of little things





Ruby, SLICC, and modeling coherence

Jason Lowe-Power

## Outline

A bit of history and coherence reminder Components of a SLICC protocol **Exercise**: Detailed example of an MSI protocol **Debugging protocols** Where to find things in Ruby Included protocols CHI protocol





### gem5 history

M5 + GEMS

M5: "Classic" caches, CPU model, requestor/responder port interface

**GEMS**: Ruby + network





Single writer mult: ple reader

#### Cache coherence reminder





https://www.gem5.org/\_pages/static/external/Sorin\_et-al\_Excerpt\_8.2.pdf

**g**em5







### Ruby components

Controller models (e.g., caches)

Main goal Flexibility, not usability

Controller topology (how are caches connected)

Network model (e.g., on-chip routers)

*Interface* ("classic" ports in/out)



### **Controller Models**

Implemented in SLICC

Code for controllers is "generated" via SLICC compiler

SLICC: Specification Language including Cache Coherence



#### events

### SLICC original purpose



From: A Primer on Memory Consistency and Cache Coherence Daniel J. Sorin, Mark D. Hill, and David A. Wood

## SLICC original purpose

#### \*\*Actual output

	Load	<u>Store</u>	Replacement	FwdGetS	<b><u>FwdGetM</u></b>	Inv	<b>PutAck</b>	DataDirNoAcks	<b>DataDirAcks</b>	<b>DataOwner</b>	InvAck	LastInvAck	
Ī	<u>a aT gS pQ</u> / <u>IS D</u>	<u>a aT gM pQ / IM AD</u>											Ī
IS D	Z	<u>Z</u>	Z			Z		<u>wd dT xLh pR / S</u>		<u>wd_dT_xLh_pR_/ S</u>			<u>IS D</u>
IM AD	Z	<u>Z</u>	Z	Z	Ζ			<u>wd dT xSh pR / M</u>	<u>wd sa pR</u> /IMA	<u>wd dT xSh pR / M</u>	[ da pR		IM AD
IM A	Z	<u>Z</u>	Z	Z	Ζ						<u>da pR</u>	<u>dT xSh pR</u> / <u>M</u>	IM A
<u>S</u>	<u>Lh pQ</u>	<u>aT gM pQ / SM AD</u>	<u>pS / SI A</u>			<u>iaR d pF / I</u>							<u>S</u>
SM AD	<u>Lh pQ</u>	<u>Z</u>	Z	<u>Z</u>	Ζ	<u>iaR pF / IM AD</u>		<u>wd dT xSh pR / M</u>	<u>wd sa pR</u> / <u>SM A</u>	<u>wd dT xSh pR / M</u>	[ da pR		<u>SM AD</u>
<u>SM A</u>	<u>Lh pQ</u>	<u>Z</u>	Z	Z	Z						<u>da pR</u>	<u>dT xSh pR</u> / <u>M</u>	<u>SM A</u>
M	<u>Lh pQ</u>	<u>Sh pQ</u>	<u>pM/MIA</u>	<u>cdR_cdD_pF_/ S</u>	<u>cdR d pF / I</u>								M
MIA	Z	<u>Z</u>	Z	cdR_cdD_pF_/ SI A	<u>cdR pF / II A</u>		<u>d pF / I</u>						<u>MI A</u>
<u>SI A</u>	Z	<u>Z</u>	Z			<u>iaR pF / II A</u>	<u>d pF / I</u>						<u>SI A</u>
IIA	Z	Z	<u>Z</u>				<u>d pF / I</u>						<u>II A</u>
	Load	<u>Store</u>	<b>Replacement</b>	<u>FwdGetS</u>	<b>FwdGetM</b>	Inv	<b>PutAck</b>	DataDirNoAcks	<b>DataDirAcks</b>	<b>DataOwner</b>	InvAck	<u>LastInvAck</u>	



### MSI-cache.sm

machine(MachineType:L1Cache, "MSI cache")

: Sequencer \*sequencer; // Incoming request from CPU come from this CacheMemory \*cacheMemory; // This stores the data and cache states bool send\_evictions; // Needed to support O3 CPU and mwait





### Cache state machine outline

**Parameters**:

Cache memory: Where the data is stored Message buffers: Sending receiving messages from network State declarations: The stable and transient states **Event declarations**: State machine events that will be "triggered" Other structures and functions: Entries, TBEs, get/setState, etc. In ports: Trigger events based op incoming messages Actions: Execute single operations on cache structures **Transitions**: Move from *state* of *state* and execute *actions* 



### Cache memory

See src/mem/ruby/structures/CacheMemory

Stores the cache data (Entry) and the state (State)

cacheProbe() returns the replacement address if cache is full

# Important! Must call setMRU on each access!



### Message buffers

Declaring is confusing!

MessageBuffer \* requestToDir, network="To", virtual\_network="0", vnet\_type="request"; MessageBuffer \* forwardFromDir, network="From", virtual network="1", vnet type="forward";

peek(): Get the head message

pop(): Remove head message (don't forget this!)

isReady(): Is there a message?

recycle(): Move the head to the tail (better perf., but unrealisitic)

stallAndWait(): Move (stalled) message to different buffer



## in\_ports and Msg definitions

```
in port(mandatory in, RubyRequest, mandatoryQueue) {
    if (mandatory in.isReady(clockEdge())) {
                                                                                    GetS,
        peek(mandatory in, RubyRequest, block on="LineAddress") {
                                                                                    GetM,
            Entry cache entry := getCacheEntry(in msg.LineAddress);
                                                                                    PutS,
            TBE tbe := TBEs[in msg.LineAddress];
                                                                                    PutM,
            if (is invalid(cache entry) &&
                    cacheMemory.cacheAvail(in msg.LineAddress) == false ) {
                                                                                    Inv,
                Addr addr := cacheMemory.cacheProbe(in msg.LineAddress);
                Entry victim entry := getCacheEntry(addr);
                TBE victim tbe := TBEs[addr];
                trigger(Event:Replacement, addr, victim entry, victim tbe);
            } else {
                if (in msg.Type == RubyRequestType:LD ||
                        in msg.Type == RubyRequestType:IFETCH) {
                    trigger(Event:Load, in msg.LineAddress, cache entry,
                                                                                    Data.
                            tbe);
                } else if (in_msg.Type == RubyRequestType:ST) {
                    trigger(Event:Store, in msg.LineAddress, cache entry,
                                                                               }
                            tbe);
                } else {
                    error("Unexpected type from processor");
```

**⊈**5 gem5

enumeration(CoherenceRequestType, desc="Types of request messa GetS, desc="Request from cache for a block with read GetM, desc="Request from cache for a block with writ PutS, desc="Sent to directory when evicting a block PutM, desc="Sent to directory when evicting a block

// "Requests" from the directory to the caches on the fwd Inv, desc="Probe the cache and invalidate any match PutAck, desc="The put request has been processed.";

enumeration(CoherenceResponseType, desc="Types of response mes Data, desc="Contains the most up-to-date data"; InvAck, desc="Message from another cache that they have



### The .slicc file

•









### **Event declarations**

enumeration(Event, desc="Cache events") {

. . .

// From the processor/sequencer/mandatory queue

Load, desc="Load from processor";

Store, desc="Store from processor";

// Internal event (only triggered from processor requests)
Replacement, desc="Triggered when block is chosen as victim";



### Other structures and functions

**Entry**: Declare the data structure for each entry

Block data, block state, sometimes others (e.g., tokens)

**TBE/TBETable**: Transient Buffer Entry

Like an MSHR, but not exactly (allocated more often) Holds data for blocks in *transient* states

get/set State, AccessPermissions, functional read/write

Required to implement AbstractController

Usually just copy-paste from examples



## Ports/Message buffers

**Not** gem5 ports!

out\_port: "Rename" the message buffer and declare message type

in\_port: Much of the SLICC "magic" here.

Called every cycle

Look at head message

Trigger events













## Exercise!

Follow directions in materials/developing-gem5-models/09-ruby/README

Learn about ProtocolTrace

Look into the stats



## Ruby config scripts

Don't follow gem5 style closely :(

Require lots of boilerplate

Standard Library does a much better job



## Ruby config scripts

1. Instantiate the controllers

Here is where you pass all of the options from the \*.sm file

2. Create a Sequencer for each CPU

More details in a moment

3. Create and connect all of the network routers



### Creating the topology

Usually hidden in "create\_topology" (see configs/topologies)

**Problem**: These make assumptions about controllers Inappropriate for non-default protocols

Point-to-point example









### Ports -> Ruby interface



### Ruby -> Memory



• Any controller can connect its "memory" port. Usually, only "directory" controllers.

Declare MessageBuffer in params called "requestToMemory"

Declare in\_port with MessageBuffer called "responseFromMemory"

Must be type "MemoryMessage"



### CPU->Ruby: Sequencers

Confusing: Two names, same thing: RubyPort and Sequencer

Sequencer is a SimObject with classic ports

Converts gem5 packets to RubyRequests

New messages delivered to the "MandatoryQueue"





### Example config file

See MSI configuration file



### Where is . . . ?

#### Configuration

configs/network configs/topologies configs/ruby Configuration of network models Default cache topologies Protocol config and Ruby config

Ruby config: configs/ruby/Ruby.py

Entry point for Ruby configs and helper functions

Selects the right protocol config "automatically"



Don't be afraid to dig into the compiler! It's often *necessary*.

#### SLICC

src/mem/slicc

Code for the compiler

src/mem/ruby/slicc\_interface

Structures used only in generated code

AbstractController



### Where is . . . ?

src/mem/ruby/structures

Structures used in Ruby (e.g., cache memory, replace policy)

src/mem/ruby/system

Ruby wrapper code and entry point

RubyPort/Sequencer

**RubySystem**: Centralized information, checkpointing, etc.



### Where is . . . ?

src/mem/ruby/common

General data structures, etc.

src/mem/ruby/filters

Bloom filters, etc.

src/mem/ruby/network

Network model

src/mem/ruby/profiler

Profiling for coherence protocols



## Current protocols (src/mem/protocol)

GPU VIPER ("Realistic" GPU-CPU protocol)

GPU VIPER Region (HSC paper)

Garnet standalone (No coherence, just traffic injection)

MESI Three level (like two level, but with L0 cache)

MESI Two level (private L1s shared L2)

MI example (Example: Do not use for performance)

MOESI AMD (Core pairs, 3 level, optionally with region coherence)

MOESI CMP directory

MOESI CMP token

MOESI hammer (Like AMD hammer protocol for opteron/hyper transport)



## CHI protocol

Configurable like classic, detailed with SLICC

The cache can be configured to be inclusive, exclusive, L1, L2, L3, directory only, etc.

Even more complex to configure

More coming to stdlib soon!



